Cell
314Ah LFP
- Nominal capacity 314 Ah
- Nominal voltage 3.200 V
- Voltage range 2.5–3.65 V
CAPACITY & VOLTAGE CUSTOMIZATION
We derive series/parallel architecture from customer power, energy, duration and operating SOC/temperature windows — then verify the full envelope before configuration freeze.
Load duty definition
Turn target power, duration and peaks into calculable inputs.
Voltage-window engineering
Align cell-to-PCS DC windows and protection boundaries.
Series/parallel architecture
Build a verifiable topology with energy/power decoupling.
Interface & derating validation
Close the loop on PCS interface, derating and dynamic duty.
DEMO DATA · CAP-SIZ-01 · 2026-W32
Project (demo) TC-CV-26-021 · 1.25 MW / 5.0 MWh · 1,331 V
Customer power, energy, duration and site constraints feed a verifiable calculation chain — not a catalog SKU pick.
Usable target
E_usable goal
5.0 MWh
η×DOD×retention
0.92 × 0.80 × 0.92
÷ 0.677
Nameplate need
(5.0+0.035)÷0.677
≈ 7.44 MWh
Architecture check
4 × 3.343 MWh · margin OK
13.37 MWh
| Item | Formula / note | Sample check | Remark |
|---|---|---|---|
| E_nameplate | 4 Racks × 3.343 MWh | 13.37 MWh | — |
| η_sys | DC-side efficiency | 92.0% | — |
| DOD window | Operating swing | 80% | — |
| Degradation (demo) | Year-15 allowance | 8.0% | — |
| E_aux | HVAC + BMS | 0.035 MWh | — |
| E_usable | Chain result | ≈ 9.01 MWh | target 5.0 · pass |
Parallel count sets current; series count sets voltage. Each hop adds manufacturing, sampling and safety boundaries.
Cell
314Ah LFP
8S1P
52S1P
Rack / String
52 modules series · 8P
Cabinet
1 bay / 1 Rack
Multi-cabinet BESS
4 cabinets in parallel
Calc check: 13.37 MWh × 0.92 × 0.80 × (1 − 0.08) − 0.035 MWh ≈ 9.01 MWh (above 5.0 target, margin OK)
Cell chemistry, BMS, Pack/Rack, PCS DC/MPPT, protection hardware and grid support must share one overlapping DC window — design locks to that intersection.
Architecture is valid only across the full SOC and temperature cube — not at a single nominal point.
| Ambient | SOC | Cell min (V) | Cell nom (V) | Cell max (V) | Rack 416S min (V) | Rack 416S max (V) | In PCS window? |
|---|---|---|---|---|---|---|---|
| −20 °C (cold) | 10% | 2.70 | 3.20 | 3.45 | 1,123 | 1,435 | |
| 90% | 2.80 | 3.35 | 3.65 | 1,165 | 1,518 | (over max) | |
| 25 °C (nominal) | 10% | 2.85 | 3.20 | 3.45 | 1,186 | 1,435 | |
| 90% | 2.95 | 3.35 | 3.55 | 1,227 | 1,477 | ||
| 50 °C (hot) | 10% | 3.00 | 3.20 | 3.45 | 1,248 | 1,435 | |
| 90% | 3.10 | 3.35 | 3.55 | 1,290 | 1,477 |
Voltage
Cell–Rack 416S · nominal 1,331 V · PCS window 1,050–1,500 V
SOC
Operating 10–95% · protection 5–98% · calibration points defined
Temperature
Charge 0–45 °C · discharge −10–50 °C · derating above 35 °C
Nameplate energy and instantaneous power follow different constraints — C-rate, thermal path, connector rating and PCS limit must close independently.
Power and current formulas close against PCS and connector limits before option sign-off.
Power is set by current and PCS; energy is set by parallel count and cabinet quantity.
P = V_dc × I_dc × η_pcs
E = N_rack × E_rack
C-rate (per Rack) 1,000/2,512 = 0.40C — changing series count does not change energy.
| Option | S | P | Ah | Rack V | Rack MWh | η | Trade-off | Status |
|---|---|---|---|---|---|---|---|---|
| Base | 52 | 8 | 2,512 | 1,331 V | 3.343 | 92.0% | PCS fit · balanced C-rate | Selected |
| Option 2 | 52 | 7 | 2,198 | 1,331 V | 2.925 | 91.5% | Lower current · more racks | Review |
| Option 3 | 44 | 16 | 5,024 | 1,126 V | 5.657 | 90.8% | Low V · PCS mismatch | Rejected |
Battery architecture must fit PCS DC limits, pre-charge sequence and power control authority — verified jointly, not assumed.
| Interface | Requirement | Battery side | PCS side | Result |
|---|---|---|---|---|
| DC voltage window | Overlap with ≥ 50 V margin | 1,050–1,500 V | 1,000–1,500 V | PASS |
| Nominal DC voltage | Within PCS MPPT band | 1,331 V | 1,000–1,500 V | PASS |
| Continuous power | P_cont ≤ PCS channel | 1.25 MW | 1.80 MW rated | PASS |
| Peak power (10 s) | Within SOP / I²t | 1.50 MW | 1.80 MW / 10 s | PASS |
| Pre-charge / contactor | Sequence frozen | SEQ-07 / BMS | PCS enable | PASS |
| Power limit map | SOP vs PCS derate | Demo SOP table | PCS curve | REVIEW |
| Fault mapping | BMS trip → PCS stop | ≤ 200 ms | Hard trip input | PASS |
Sizing conclusions must survive load, SOC, voltage and current traces before prototype build and DV/PV sampling.
Dynamic duty validation (simulation example)
Same 1,331 V string architecture — scale capacity and bus zoning from single cabinet to station multi-zone.
Single-cabinet architecture
Parallel multi-cabinet (this project)
Segmented bus (mid-term)
Station multi-zone (long-term)
From requirement modeling to full-system validation — close the capacity and voltage sizing chain.
Requirements & model basis
Duty, standards and boundary definition
Done
Electrical model
PLECS / PSCAD verification
Done
Thermal simulation
CFD / FEA verification
Done
HIL / control validation
BMS / PCS co-simulation
Done
Prototype build
First-article functional check
Done
Power cycle test
1,000 cycles +
In progress
Environmental accessory test
Temp / vibe / salt fog
In progress
System test & closeout
Data loopback and optimization
In progress
Released architecture carries revision ID, BOM baseline, interface ICD and verification evidence — changes follow OEM change control.